High Channel Count JESD204B Daisy Chain Clock Reference Design for RADAR and 5G Wireless Testers(TIDA-01024)High-speed multi-channel applications require low noise and scalable clocking solutions capable of precise channel-to-channel skew adjustment to achieve optimal system SNR, SFDR, and ENOB. This reference design supports scaling up JESD204B synchronized clocks in daisy chain configuration. This design provides multichannel JESD204B clocks using TI’s LMK04828 clock jitter cleaner and LMX2594 wideband PLL with integrated VCOs to achieve clock-to-clock skew of <10 ps. This design is tested with TI’s ADC12DJ3200 EVMs at 3 GSPS, and a channel-to-channel skew of < 50 ps is achieved with improved SNR performance. All key design theories are described to guide users through the part selection process and design optimization. Finally, schematics, board layouts, hardware testing, and test results are included.
ВозможностиHigh frequency (GSPS) sample clock generation High channel count and scalable JESD204B compliant clock solution Low phase noise clocking for RF sampling ADC/DAC Configurable phase synchronization to achieve low skew in multi-channel system Supports TI’s high-speed converter and capture cards (ADC12DJ3200EVM, TSW14J56 / TSW14J57)
Схемы и диаграммы
Быстро получите общее представление о схемотехнике решения
Печатные платы и ПО
Ускорьте разработку по готовому дизайну