Ваш город: Москва
+7 (495) 221-78-04
+7 (812) 327-327-1
Терраэлектроника

DDR ECC Reference Design to Improve Memory Reliability in 66AK2G02-based Systems (TIDEP0070)

The TIDEP0070 reference design describes system considerations for Dual Data Rate (DDR) memory interface with Error Correcting Code (ECC) support in high-reliability applications, based on the 66AK2G02 Multicore DSP + ARM processor System-on-Chip (SoC). It enables developers to implement a high reliability based solution rapidly by discussing system interfaces, board hardware, software, throughput performance and diagnostic procedures.

Возможности

Optimized high speed signal routing Surface-mount PCIe x1 socket Example of AC coupling capacitor placement Example of recommended differential pair spacing

Файлы

Схемы и диаграммы

Быстро получите общее представление о схемотехнике решения

Спецификация (BOM)

Загрузите полный список требуемых компонентов.

DDR ECC Reference Design to Improve Memory Reliability in 66AK2G02-based Systems TIDEP0070

Заметили ошибку в работе сайта?
Скажите нам об этом