Xilinx Virtex Ultrascale FPGA Multi-Gigabit Transceiver (MGT) Power Reference Design with PMBus (PMP9407)

The PMP9407 reference design provides all the power supply rails necessary to power the multi-gigabit transcievers (MGT) in Xilinx's Virtex® Ultrascale™ FPGAs. This design uses a 5V input and has a PMBus interface for current and voltage monitoring, margining, timing delays, and fault monitoring. It uses two TPS544B20's which feature internal current sensing and eliminate the need for an external current sense resistor. This design also meets Xilinx's low output voltage ripple requirements of the MGT rails.

Возможности

Provides all the power rails needed to power MGT rails in a Xilinx Virtex® Ultrascale™ FPGA Design optimized to support a 5V input Low output voltage ripple < 10mV On board power up and power down sequencing PMBUS interface with output voltage and current reporting MGTAVCC and MGTAVTT have lossless MOSFET current sensing, eliminates need for sense resistor

Файлы

Схемы и диаграммы

Быстро получите общее представление о схемотехнике решения

Тесты и симуляция

Протестируйте плату по готовым тестам

Печатные платы и ПО

Ускорьте разработку по готовому дизайну

Спецификация (BOM)

Загрузите полный список требуемых компонентов.

Xilinx Virtex Ultrascale FPGA Multi-Gigabit Transceiver (MGT) Power Reference Design with PMBus PMP9407